The standard approach for testing IC logic is the use of scan chains, with embedded compression as the standard approach for applying scan patterns. Embedded compression enables the same test quality ...
While most of the ASIC industry is focused on solving timing and congestion problems at the netlist level, LSI Logic has developed and deployed an innovative methodology to resolve these physical ...
As chip designers, we take register-transfer-level logical synthesis for granted today. And that's a good thing. That means that we are all comfortable with it. I remember back in the early '90s when ...
The quality of the logic structures generated from RTL has a direct impact on the number of design iterations required to close a design. Additionally, the quality of logic structures generated from ...
Chip architects are faced with many decisions when designing a system on a chip (SoC). The chip often contains some number of control processors, signal processors and peripheral cores. In addition to ...
High-level synthesis (HLS), or the notion of synthesizing a design into RTL from a higher level of abstraction, has been gaining currency among design teams. For some time now, there have been ...
Accelerate innovation with Logic Fruit’s FlexRay RTL IP Core – redefining speed and safety in automotive connectivity at 10 Mbps Delhi/NCR, India – January 25, 2024 – Logic Fruit Technologies is ...
New design languages and new chips and systems mean a whole new set of design gotchas for today's developers. Once-simple tasks become difficult and, thankfully, once-difficult tasks become easy. This ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback